Fpga based fir filter design
Is this your thesis?
This record came from a bulk archive import. If it’s yours, link it to your profile.
Abstract (EN)
An approach to designing a digital filter using FPGA (Field Programmable Gate Array) has been suggested in this dissertation study. The first application is that a digital filter has been designed, coding Verilog, a software language in FPGA. The second application is that using XSG (Xilinx System Generator) running compatibly with MATLAB Simulink. And then EEG (electroencephalography) signal has been applied to the systems input in the design filters and results were examined. The digital filters designed in FPGA following this study have been compared by FPGA speed, footprint, use of resource and number of flip flop. As a result of this study, it has been observed that the filter designed using XSG uses less resources.
Author
Erman Özpolat
Institution
How to Cite
Erman Özpolat (Master Thesis). Fpga based fir filter design, 2017, Fırat University.
Keywords
License
Tüm Hakları Saklıdır
This work is shared under the specified license terms.
More theses from Fırat University
- Using social media as an integrated marketing communication tool(2018)
- Psycho-social and archetypal analysis of legends compiled from Bitlis(2020)
- Color usage at Turkish Divan of Fuzûlî(2013)
- Transcript and evaluation of Number 317 Midyat Şer'iyye Record (Hicri 1328-1334 / G.C. 1910-1916)(2018)
- Hizbu?t-Tahrir and the religions and political thoughts of Ercumend Özkan(2008)
- The effects of thermal aging in Cu-Al-Ni and Cu-Al-Be shape memory alloys(2009)
